One of the deficiencies of many MOSFET models is that they are regional and can have discontinuities at the boundaries between regimes. This causes problems for deriving the conductance in circuit simulation.
Introduction
The ULSI technology has driven the MOSFET into the deep submicron miniaturized structures. Although models based on quantum transport are needed to characterize these devices, there is a need to quick and reliable models to be incorporated in the present circuit simulators.
Realizing the fact that MOSFET's, no matter how small they are, still obey the fundamental MOS device physics , and that short-channel effects are gradual effects as the channel length is reduced, many models have been built to express the drain current in one equation and avoid discontinuities arise in some previous models. Moon, et al [1] proposed a semi-empirical strong inversion I -V model for submicron n-channel MOSFET's suitable for circuit simulation and rapid process characterization. Their model was based on a velocity-field relationship in the linear region and finite drain conductance due to channel length modulation effect in the saturation region. Joardar, et al [2] proposed MOSFET model that has overcome the discontinuities at the boundary between forward and reverse modes of operation. They used a proper velocity-field expression and applied a smoothing function at the transition between linear and saturation regions. This model has been implemented in MCSPICE simulator. Zhou and Lim [3] formulated a compact I -V models for deep submicron MOSFET devices. The model is a one-region closed-form equation that resembles the same form as long channel one, which covers full range of channel length and bias conditions. Abebe et al [4] used the methods of asymptotic analysis for modeling the I -V characteristics of MOSFET. This paper reports an approach for the inversion layer charge and the current-voltage characteristics of n-channel MOSFET transistor. The transistor with its external bias is shown in Fig.1 . It has a metal electrode as a gate, an oxide layer and a p-substrate. The source and drain regions are n-type.
Inversion Layer Charge
The solution of Poisson equation permits to obtain an expression of the inversion layer charge as a function of the gate voltage, the oxide capacitance and the depletion capacitance. The vertical electric field and the lateral electric field are assumed to be independent of each other. The separation of the electric field in the depletion layer and that in the inverted channel permits the solution of the Poisson equation in each region. Where ψ is the potential in the channel, x is the coordinate perpendicular to the channel, ε s is the silicon permittivity, e is the electronic charge, n is the electron density, p is the hole density and N is the substrate doping.
Where n i is the intrinsic carrier density, ϕ f if the Fermi potential and ϕ t is the thermal voltage.
In this model, p-silicon substrate is considered. The hole density in the depletion region is neglected. The neutral p-substrate is used as the potential reference, that is, ψ = 0, then Eq. (3) may be written as (4) Poisson equation may be multiplied by dΨ/dx and integrated to
where L D is the extrinsic Debye length given by
Integrating Eq. (5) with the boundary condition
where x d is the space charge width and Ψ s is the surface potential, gives the surface electric field F s = -dψ/dx, from which the surface charge per unit area is then
Where C FB is the flat band capacitance given by
The bulk charge Q B is given by 
When a gate voltage V GB relative to the substrate is applied, then
where V FB is the flat band voltage.
Eq. (11) gives the relation between the gate bias and the surface potential. Three regions of operation have been considered [4] . They are the weak, moderate and strong-inversion regions.
Threshold Voltage
The threshold voltage specifies the critical gate voltage at which inversion layer is formed to a significant extent, giving rise to rapid increase of the inverse charge for higher gate voltages. The threshold voltage supports a bulk charge Q B and at the same time introduces a band bending at the surface to reach the strong inversion potential ϕ si . In addition it includes the metalsemiconductor work-function difference ϕ ms and the oxide charge Q o . Therefore, the threshold voltage is
The flat band voltage is given by
If a voltage ψ is established in the channel by external voltages at the source and drain under strong inversion, the bulk charge Q B from Eq. (9) can be written as
Proceedings
If the p-substrate has a negative voltage -V BS , the negative space charge layer is widened and Q B is now
g is the geometric factor to account of the short channel effect and is given by [5] g = 1 -
where L is the channel length and r j is the junction depth.
Current -voltage relation
The inversion layer charge is obtained using Eq. (9) and Eq.(11), namely
Taking into account the drift and diffusion currents, the drain current is then
Where the first term is the drift current and the second term is the diffusion current. 
and
As the surface potential is the sum of ϕ si and the appropriate bias 
Results and Conclusions
The model has been applied to MOSFET with the following parameters: Gate oxide thickness t ox = 250A Flat band voltage V FB = -0.85 V Low field mobility µ n = 870 cm 2 /Vs Channel doping 5x10 16 cm -3 Channel length L = 0.25 µm Channel width W = 1µm Fig.2 shows the I-V characteristic of the modeled MOSFET.
In conclusion, the idea of this model is to provide a quick and reliable tool for deep-submicron technology development and a circuit models. The model is also considered as a starting solution for two-dimensional numerical simulation.
